

REMARKS/ARGUMENTS

The Office Action mailed August 15, 2008, has been received and reviewed. Claims 1, 3 through 22, 24 through 27, 31 through 40, 42 and 43 are currently pending in the application. Claims 1, 3 through 22, 24 through 27, 31 through 40, 42 and 43 stand rejected. Applicants have amended claims 1, 7, 8, 14, 17, 18, 20, 24-26, 31, 34, 38, 42 and 43. No new matter is added. Reconsideration is respectfully requested.

Specification

The Examiner requested that the previously amendment to paragraph [0051] of the specification be revised to recite the page and line number of the as-filed specification. Thus, Applicants have amended the specification to correct this typographical error. The paragraph starting on page 15, line 11, now recites, in part, "etching may be performed using an etch recipe that etches the isolation film 36 and spacer 28 reduced island 52 faster than the isolation structure 48 by a ratio in a range of from about 1:1 to about 2:1, more specifically, by a ratio of about 1.3:1 to about 1.7:1."

The amendment filed April 3, 2008, was objected to as allegedly introducing new matter. Specifically, it was thought that the previous amendment adding "For example, etching may be performed using an etch recipe that etches the reduce island 52 faster than the isolation structure 48 by a ratio in a range of from about 1:1 to about 2:1, more specifically, by a ratio of about 1.3:1 to about 1.7:1" introduced new matter. Applicants respectfully traverse the rejection.

It is noted that "[t]he claims as filed in the original specification are part of the disclosure and therefore, if an application as originally filed contains a claim disclosing material not disclosed in the remainder of the specification, the applicant may amend the specification to include the claimed subject matter." M.P.E.P. §2163.06 (III)

Furthermore, M.P.E.P. §608.01(I) provides:

“[i]n establishing a disclosure, applicant may rely not only on the description and drawing as filed but also on the original claims if their content justifies it. Where subject matter not shown in the drawing or described in the description is claimed in the application as filed, and such original claim itself constitutes a clear disclosure of this subject matter, then the claim should be treated on its merits, and requirement made to amend the drawing and description to show this subject matter. The claim should not be attacked either by objection or rejection because this subject matter is lacking in the drawing and description. It is the drawing and description that are defective, not the claim.”

Claims 12 and 13 of the current application recite subject matter that was included in the priority application. Specifically, this application claims priority to, and incorporates by reference, U.S. Patent Application No. 08/823,609, now U.S. Patent 6,097,076. Claims 10 through 12 as-filed specification of U.S. Patent 6,097,076 provide support for present claims 12 and 13. Thus, the current amendment does not introduce new matter to the pending application. For the Examiner's convenience, a copy of the as-filed specification of U.S. Patent Application No. 08/823,609 is attached hereto. Reconsideration and withdrawal of the objection is requested.

Drawings

The drawings were objected to as allegedly failing to show implantation “in a direction substantially orthogonal to a plane of the oxide layer.” Applicants respectfully traverse this objection. Specifically, the Examiner acknowledges that “regions 34 as shown in Figs. 5-9, signify a vertical implantation or implantation in direction perpendicular to the oxide layer 14.” (Office Action mailed August 15, 2008, page 4). Applicants respectfully submit that implantation in a direction perpendicular to the oxide layer may be implantation “in a direction substantially orthogonal to a plane of the oxide layer.” Reconsideration and withdrawal of the objection is requested.

35 U.S.C. § 112 Claim Rejections

Claim 20 stands rejected under 35 U.S.C. § 112, first paragraph, as containing subject matter which was not described in the specification in such a way as to reasonably convey to one skilled in the relevant art that the inventor(s), at the time the application was filed, had

possession of the claimed invention. Applicants respectfully traverse this rejection, as hereinafter set forth.

Specifically, it was thought that Claim 20 was not supported by the specification. In an effort to expedite prosecution, Applicants have amended claim 20 to recite “[t]he method according to Claim 18, ~~further comprising~~ wherein implanting comprises forming a doped region below the termination of each isolation trench within the semiconductor substrate.” Reconsideration and withdrawal of the rejection is requested.

35 U.S.C. § 103(a) Obviousness Rejections

Obviousness Rejection Based on U.S. Patent No. 6,097,072 to Omid-Zohoor, in View of U.S. Patent No. 5,858,858 to Park et al., and Fuse et al., *A New Isolation Method with Boron-Implanted Sidewalls for Controlling Narrow-Width Effect*, IEEE Transactions on Electron Devices, February 1987, pages 365-360

Claims 1, 3 through 9, 11, 12, 14 through 22, 24 through 26, 31 through 40, 42, and 43 stand rejected under 35 U.S.C. § 103(a) as being unpatentable over Omid-Zohoor (U.S. Patent No. 6,097,072), in view of Park et al. (U.S. Patent No. 5,858,858), and Fuse et al. (*A New Isolation Method with Boron-Implanted Sidewalls for Controlling Narrow-Width Effect*, IEEE Transactions on Electron Devices, February 1987, pages 365-360). Applicants respectfully traverse this rejection, as hereinafter set forth.

To establish a *prima facie* case of obviousness the prior art reference (or references when combined) **must teach or suggest all the claim limitations**. *In re Royka*, 490 F.2d 981, 985 (CCPA 1974); *see also* MPEP § 2143.03. Additionally, the Examiner must determine whether there is “an apparent reason to combine the known elements in the fashion claimed by the patent at issue.” *KSR Int’l Co. v. Teleflex Inc.*, 127 S. Ct. 1727, 1740-1741, 167 L.Ed.2d 705, 75 USLW 4289, 82 U.S.P.Q.2d 1385 (2007). Further, rejections on obviousness grounds “cannot be sustained by mere conclusory statements; instead, there must be some articulated reasoning with some rational underpinning to support the legal conclusion of obviousness.” *Id* at 1741, quoting *In re Kahn*, 441, F.3d 977, 988 (Fed. Cir. 2006). To establish a *prima facie* case of obviousness there must be a reasonable expectation of success. *In re Merck & Co., Inc.*, 800 F.2d 1091, 1097 (Fed. Cir. 1986). Furthermore, the reason that would have prompted the combination and the

reasonable expectation of success must be found in the prior art, common knowledge, or the nature of the problem itself, and not based on the Applicant's disclosure. *DyStar Textilfarben GmbH & Co. Deutschland KG v. C. H. Patrick Co.*, 464 F.3d 1356, 1367 (Fed. Cir. 2006); MPEP § 2144. Underlying the obvious determination is the fact that statutorily prohibited hindsight cannot be used. *KSR*, 127 S.Ct. at 1742; *DyStar*, 464 F.3d at 1367.

Omid-Zohoor discloses a method of forming trenches with suppressed parasitic edge transistors. Trenches 360 are formed in a substrate 120 having a pad oxide layer 340 and silicon nitride layer 344 thereon. (Omid-Zohoor, FIG. 31). Spacers 356 may flank the trenches 360. A thick oxide layer 364 is deposited to cover the wafer and fill the trenches 360. A reverse mask 368 is placed over defined trench regions. The mask is followed by an etch which creates oxide ridges. (Omid-Zohoor, col. 4, lines 47-55, FIG. 3L). The upper surface of the oxide layer 372 is polished to expose the silicon nitride layer 344. (*Id.*, FIG. 3M). Portions of the overfilled oxide 376 and pad oxide are removed resulting in slight oxide humps above the trenches. (*Id.*, FIG. 3N). Park is cited for teaching the formation of a liner along the sidewall of a trench and for heat treatment to densify the conformal layer. (Office Action mailed August 15, 2008, page 10). Fuse is cited for teaching tilt-angle ion implantation. (Office Action mailed August 15, 2008, page 11; Fuse, FIG. 2). Applicants respectfully submit the proposed combination of references fail to teach or suggest each and every limitation of the presently claimed invention.

Claim 1 of the presently claimed invention recites "A method of forming a microelectronic structure, the method comprising: forming a first dielectric layer upon an oxide layer over a semiconductor substrate; selectively removing the first dielectric layer to expose a plurality of areas of the oxide layer; forming a second dielectric layer over the first dielectric layer and in contact with the plurality of exposed areas of the oxide layer; selectively removing the second dielectric layer to form a plurality of spacers at peripheral edges of the plurality of exposed areas of the oxide layer in contact with lateral edges of the first dielectric layer; removing a portion of material from the plurality of areas of the oxide layer at locations between adjacent portions of the plurality of spacers to form a plurality of isolation trenches extending into the semiconductor substrate; forming a liner upon a sidewall of each isolation trench of the plurality of isolation trenches; implanting ions in the plurality of isolation trenches in a direction substantially orthogonal to a plane of the oxide layer; depositing a conformal layer in each

isolation trench, the conformal layer extending over remaining portions of the oxide layer in contact with a corresponding pair of the spacers, wherein the depositing is carried out to the extent of filling each isolation trench and extending over the spacers and over the first dielectric layer so as to define an upper surface contour of the conformal layer; removing portions of the conformal layer overlying the remaining portions of the oxide layer by planarizing the conformal layer at least to the first dielectric layer and each spacer such that an upper surface for each isolation trench is co-planar to the other upper surfaces, the conformal layer comprising a material that is electrically insulative and extends continuously between and within the plurality of isolation trenches; and removing the first dielectric layer and portions of the oxide layer underlying the first dielectric layer such that the conformal layer fills each said isolation trench and extends away from each said isolation trench upon remaining portions of the oxide layer." Support for the amendment may be found throughout the as-filed specification, for example, page 15, line 11 – page 16, line 11).

The proposed combination of Omid-Zohoor, Park and Fuse fail to teach or suggest "implanting ions in the plurality of isolation trenches in a direction substantially orthogonal to a plane of the oxide layer" or "removing the first dielectric layer and portions of the oxide layer underlying the first dielectric layer such that the conformal layer fills each said isolation trench and extends away from each said isolation trench upon remaining portions of the oxide layer." Omid-Zohoor and Park fail to teach or suggest implantation of ions. Fuse teaches a tilt-angle implantation which is not implantation that is substantially orthogonal to a plane of the oxide layer. See Specification, page 13, lines 11-15 and page 16, lines 6-8).

Omid-Zohoor teaches removing portions of the overfilled oxide 376 and all of the pad oxide layer resulting in slight oxide humps above the trenches. (Omid-Zohoor, FIG. 3N). However, the resulting overfilled oxide 376 does not "fill each said isolation trench and extend away from each said isolation trench upon remaining portions of the oxide layer" as recited in claim 1. Park and Fuse fail to cure the deficiencies of Omid-Zohoor.

As the proposed combination of references fails to teach or suggest each and every limitation of claim 1, Omid-Zohoor in view of Park and Fuse cannot render claim 1 obvious. Accordingly, claim 1 is allowable. Reconsideration and withdrawal of the rejection is requested.

Each of independent claims 7, 14, 18, 24-26, 31, 35, 38, 42 and 43 include similar limitations of “implanting ions in the plurality of isolation trenches in a direction substantially orthogonal to a plane of the oxide layer” and “removing the first dielectric layer and portions of the oxide layer underlying the first dielectric layer such that the conformal layer fills each said isolation trench and extends away from each said isolation trench upon remaining portions of the oxide layer.” Thus, each of independent claims 7, 14, 18, 24-26, 31, 35, 38, 42 and 43 are allowable at least for the same reasons as claim 1.

Claims 3-6, 8-13, 15-17, 19-22, 27, 32-34, 36, 37, and 39-40 are allowable, at least, as depending from an allowable base claim.

Obviousness Rejection Based on U.S. Patent No. 6,097,072 to Omid-Zohoor, U.S. Patent No. 5,858,858 to Park et al., and Fuse et al., *A New Isolation Method with Boron-Implanted Sidewalls for Controlling Narrow-Width Effect*, IEEE Transactions on Electron Devices, February 1987, pages 365-360, and Further in View of U.S. Patent No. 6,069,083 to Miyashita et al.

Claims 9, 10, 12, 13, and 27 stand rejected under 35 U.S.C. § 103(a) as being unpatentable over Omid-Zohoor (U.S. Patent No. 6,097,072), Park et al. (U.S. Patent No. 5,858,858), and Fuse et al. (*A New Isolation Method with Boron-Implanted Sidewalls for Controlling Narrow-Width Effect*, IEEE Transactions on Electron Devices, February 1987, pages 365-360), as applied to claims 7, 11, and 26 above, and further in view of Miyashita et al. (U.S. Patent No. 6,069,083). Applicants respectfully traverse this rejection, as hereinafter set forth.

The prior discussion of Omid-Zohoor, Park and Fuse is incorporated herein. Miyashita fails to cure the deficiencies of Omid-Zohoor, Park and Fuse. The Court of Appeals for the Federal Circuit has stated that “dependent claims are nonobvious under section 103 if the independent claims from which they depend are nonobvious.” *In re Fine*, 5 USPQ2d 1596, 1600 (Fed. Cir. 1988). See also MPEP § 2143.03. Having failed to teach or suggest each and every limitation of the current application, the prior art referenced as rendering dependent claims 9, 10, 12, 13, and 27 obvious, cannot serve as a basis for rejection.

ENTRY OF AMENDMENTS

The amendments to claims 1, 7, 8, 14, 17, 18, 20, 24-26, 31, 34, 38, 42 and 43 above should be entered by the Examiner because the amendments are supported by the as-filed specification and drawings and do not add any new matter to the application.

CONCLUSION

Claims 1, 3 through 22, 24 through 27, 31 through 40, 42 and 43 are believed to be in condition for allowance, and an early notice thereof is respectfully solicited. Should the Examiner determine that additional issues remain which might be resolved by a telephone conference, the Examiner is respectfully invited to contact Applicants' undersigned attorney.

Respectfully submitted,



Krista Weber Powell
Registration No. 47,867
Attorney for Applicant
TRASKBRITT
P.O. Box 2550
Salt Lake City, Utah 84110-2550
Telephone: 801-532-1922

Date: November 14, 2008
KWP/nj:lmh
Document in ProLaw

TO THE UNITED STATES PATENT AND
TRADEMARK OFFICE: PLEASE STAMP AND
RETURN. THANK YOU.

SUBMITTED:

Transmittal; Application (36 pages of
specification and claims); Drawings (9 sheets);
Declaration, Power of Atty. and Petition;
Assignment with Coversheet; Check No.
096400 For \$1,280.00 for filing fees and
assignment recordal; Certificate of Express
Mailing; Postcard

65371 U.S. PTO

08/823609



03/25/97

APPLICANT:

Gonzalez et al.

TITLE:

METHOD OF FORMING A SELF-ALIGNED
ISOLATION TRENCH

SERIAL NO.:

Not Yet Assigned

FILED:

Herewith

DOCKET NO.:

11675.119

MAILED:

March 25, 1997



UNITED STATES PATENT APPLICATION

of

FERNANDO GONZALEZ

DAVID CHAPEK

and

RANDHIR P. S. THAKUR

for

METHOD FOR FORMING A SELF-ALIGNED ISOLATION TRENCH

WORKMAN, NYDEGGER & SEELEY

A PROFESSIONAL CORPORATION

ATTORNEYS AT LAW
160 KALE GATE TOWER
400 KALE GATE TOWER
SALT LAKE CITY, UTAH 84111

BACKGROUND OF THE INVENTION

1. The Field of the Invention

The present invention relates to forming an isolation trench in a semiconductor device. In particular, the present invention relates to a method of forming an isolation trench in an etching process for a semiconductor device that combines a spacer etch with a trench etch.

2. The Relevant Technology

An Isolation trench is used in an active area associated with a microelectronic device on a semiconductor substrate or on a substrate assembly. Isolation trenches allow microelectronics devices to be placed increasingly closer to each other without causing detrimental electronic interaction such as unwanted capacitance build-up and cross-talk. In the context of this document, the term semiconductive substrate is defined to mean any construction comprising semiconductive material, including but not limited to bulk semiconductive material such as a semiconductive wafer, either alone or in assemblies comprising other materials thereon, and semiconductive material layers, either alone or in assemblies comprising other materials. The term substrate refers to any supporting structure including but not limited to the semiconductive substrates described above. The term substrate assembly is intended herein to mean a substrate having one or more layers or structures formed thereon. As such, the substrate assembly may be, by way of example and not by way of limitation, a doped silicon semiconductor substrate typical of a semiconductor wafer.

The ever-present pressure upon the microelectronics industry to shrink electronic devices and to crowd a higher number of electronic devices onto a single die, called miniaturization, has required the use of such structures as isolation trenches.

1 In the prior state of the art, an etching process of fill material within an isolation
2 trench has been problematic. As seen in Figure 1, a semiconductor substrate 12 has an
3 isolation trench substantially filled up with an isolation material 48. A pad oxide 14 is
4 situated on the active area of semiconductor substrate 12. Isolation material 48 exhibits a
5 non-planarity at the top surface thereof between corners 63, particularly as is seen at
6 reference numeral 46 in Figure 1. The non-planarity of the top surface of isolation
7 material 48 is due to dissimilarity of etch rates between isolation material 48 and pad
8 oxide 14, particularly at corners 62 of the active area of semiconductor substrate 12.

9 An active area may be formed within semiconductor substrate 12 immediately
10 beneath pad 14, and adjacent isolation material 48. A problem that is inherent in such non-
11 planarity of fill material within an isolation trench is that corners 62 may leave the active
12 area of semiconductor substrate 12 exposed. As such, isolation material 48 will not prevent
13 layers formed thereon from contacting the active area of semiconductor substrate 12 at
14 corners 62. Contact of this sort is detrimental in that it causes charge and current leakage.
15 Isolation material 48 is also unable to prevent unwanted thermal oxide encroachment through
16 corners 62 into the active area of semiconductor substrate 12.

17 What is needed is a method of forming an isolation trench, where subsequent etching
18 of fill material within the isolation trench of such method prevents overlying layers from
19 having contact with an adjacent active area, and prevents unwanted thermal oxide
20 encroachment into the active area. What is also needed is a method of forming an isolation
21 trench wherein etching or planarizing such as by chemical mechanical planarization (CMP)
22 of isolation trench materials is accomplished without forming a recess at the intersection of
23 the fill material in the isolation trench and the material of the active area within the
24 semiconductor substrate.
25
26

SUMMARY OF THE INVENTION

The present invention relates to a method for forming an isolation trench structure on a semiconductor substrate. The inventive method forms and fills the isolation trench without causing deleterious topographical depressions in the upper surface of the fill material in the isolation trench, while substantially preventing contact between layers overlying the fill material of the isolation trench and the active area of the semiconductor substrate. By avoiding such deleterious topographical depressions and the exposure of the active area, detrimental charge and current leakage is minimized.

The inventive method of forming an isolation trench comprises forming a pad oxide upon a semiconductor substrate and depositing a first dielectric layer thereupon. By way of non-limiting example, the first dielectric layer is a nitride layer. The first dielectric layer is patterned and etched with a mask to expose a portion of the pad oxide layer and to protect an active area in the semiconductor substrate that remains covered with the first dielectric layer. A second dielectric layer is formed substantially conformably over the pad oxide layer and the remaining portions of the first dielectric layer.

A spacer etch is used to form a spacer from the second dielectric layer. The spacer electrically insulates the first dielectric layer. An isolation trench etch follows the spacer etch and creates within the semiconductor substrate an isolation trench that is defined by surfaces in the semiconductor substrate. The spacer formed by the spacer etch facilitates self-alignment of the isolation trench formed by the isolation trench etch. The isolation trench etch can be carried out with the same etch recipe as the spacer etch, or it can be carried out with an etch recipe that is selective to the spacer. Once the isolation trench is formed, an insulation liner on the inside surface of the isolation trench can be optionally formed, either by deposition or by thermal oxidation.

A third dielectric layer is formed substantially conformably over the spacer and the first dielectric layer so as to substantially fill the isolation trench. Topographical reduction

1 of the third dielectric layer follows, preferably so as to planarize the third dielectric layer for
2 example by chemical mechanical planarizing (CMP), by dry etchback, or by a combination
3 thereof.

4 The topographical reduction of the third dielectric layer may also be carried out as
5 a single etchback step that sequentially removes superficial portions of the third dielectric
6 layer that extend out of the isolation trench. The single etchback also removes portions of
7 the remaining spacer, and removes substantially all of the remaining portions of the first
8 dielectric layer. Preferably, the single etchback will use an etch recipe that is more selective
9 to the third dielectric layer and the spacer than to the remaining portions of the first dielectric
10 layer. The single etchback uses an etch recipe having a selectivity that will preferably leave
11 a raised portion of the third dielectric layer extending above the isolation trench while
12 removing substantially all remaining portions of the first dielectric layer. The resulting
13 structure can be described as having the shape of a nail as viewed in a direction that is
14 substantially orthogonal to the cross section of a word line in association therewith.

15 Several other processing steps are optional in the inventive method. One such
16 optional processing step is the deposition of a polysilicon layer upon the pad oxide layer to
17 act as an etch stop or planarization marker. Another optional processing step includes
18 clearing the spacer following the isolation trench etch. An additional optional processing
19 step includes implanting doping ions at the bottom of the isolation trench to form a doped
20 trench bottom. When a CMOS device is being fabricated, the ion implantation process may
21 require a partial masking of the semiconductor substrate so as to properly dope selected
22 portions of the semiconductor substrate.

23 These and other features of the present invention will become more fully apparent
24 from the following description and appended claims, or may be learned by the practice of the
25 invention as set forth hereinafter.
26

BRIEF DESCRIPTION OF THE DRAWINGS

In order that the manner in which the above-recited and other advantages of the invention are obtained, a more particular description of the invention briefly described above will be rendered by reference to specific embodiments thereof which are illustrated in the appended drawings. Understanding that these drawings depict only typical embodiments of the invention and are not therefore to be considered to be limiting of its scope, the invention will be described and explained with additional specificity and detail through the use of the accompanying drawings in which:

Figure 1 illustrates the prior art problem of an uneven etch of an isolation trench that results in exposing portions of an active area and unwanted thermal oxide encroachment into the active area.

Figure 2A is an elevational cross-section view of a semiconductor substrate, wherein a pad oxide and a nitride layer have been deposited upon the semiconductor substrate.

Figure 2B is an elevational cross-section view of a semiconductor substrate having thereon a polysilicon layer that has been deposited upon a pad oxide, and a nitride layer that has been deposited upon the polysilicon layer.

Figure 3A illustrates further processing of the structure depicted in Figure 2A, wherein a mask has been patterned and the nitride layer has been etched down to the pad oxide layer to form a nitride island over future or current active areas in the substrate that are to be protected.

Figure 3B illustrates further processing of the structure depicted in Figure 2B, wherein a mask has been patterned and the nitride layer has been etched down through the nitride layer and the polysilicon layer to stop on the pad oxide layer, thereby forming a nitride island and a polysilicon island over future or current active areas in the substrate that are to be protected.

Figure 4A is a view of further processing of Figure 3A, wherein the mask has been removed and an insulation film has been deposited over the nitride island.

Figure 4B illustrates further processing of the structure in Figure 3B, wherein the mask has been removed and an insulation film has been deposited over the nitride island and the polysilicon island.

Figures 5A and 5B illustrate further processing of the structure depicted, respectively, in Figures 4A and 4B, in which the insulation film has been etched to form a spacer, a simultaneous or serial etch has formed an isolation trench, thermal oxidation or deposition within the isolation trench has formed an insulation liner therein, and wherein an optional ion implantation has formed a doped region at the bottom of the isolation trench.

Figure 5B illustrates further processing of the structure depicted in Figure 4B.

Figures 6A and 6B illustrate further processing of the structure depicted, respectively, in Figures 5A and 5B, in which an isolation film has been deposited over the spacer, the isolation trench within the isolation trench liner, and the nitride island.

Figures 7A and 7B illustrate further processing of the structure depicted, respectively, in Figures 6A and 6B, wherein a planarization process has formed a first upper surface made up of the nitride island, the spacer, and the isolation film, all being substantially co-planar on the first upper surface.

Figure 8A illustrates further processing of the structure depicted in Figures 7A or 9A, wherein the semiconductor substrate has been implanted with ions, and wherein the isolation film, optionally the pad oxide layer, the insulation liner, and the spacer have fused to form a unitary isolation structure.

Figure 8B illustrates optional further processing of the structure depicted in Figure 6B, wherein an etching process using an etch recipe that is slightly selective to oxide over nitride, has etched back the isolation film, the nitride island, and the spacer to expose the polysilicon island, and has formed a filled isolation trench which, when viewed in a

1 direction that is substantially orthogonal to the cross section of the depicted word line, has
2 the shape of a nail.

3 Figure 9A illustrates optional further processing of the structure depicted in
4 Figure 6A or in Figure 7A, wherein an etch-selective recipe that is slightly selective to oxide
5 over nitride has formed a filled isolation trench which, when viewed in cross section, has the
6 shape of a nail.

7 Figure 9B illustrates further processing of the structure depicted in either Figures 7B
8 or 8B wherein the semiconductor substrate has been implanted with ions, and wherein the
9 isolation film, optionally the pad oxide layer, the insulation liner, and the spacer have been
10 fused to form a filled isolation trench.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

The present invention relates to a method for forming a self-aligned isolation trench. The isolation trench is preferably a shallow trench isolation region that is self-aligned to an underlying active area. Stated otherwise, the inventive method forms a Narrow self-aligned Active area Isolation region that is inherently Level (NAIL). In the method of the present invention, a spacer etch and an isolation trench etch can be accomplished essentially within the same processing step.

Another aspect of the present invention relates to a combined nitride and oxide etch that is selective to polysilicon, and in which selectivity of the etch between nitride and oxide materials favors one or the other by a factor of about one half. A still further aspect of the present invention relates to the use of a polysilicon film as an etch stop or planarization marker film. The structure achieved by the method of the present invention achieves particular advantages that overcome problems of the prior art.

A starting structure for an example of a first embodiment of the present invention is illustrated in Figure 2A. In Figure 2A, a pad oxide 14 is grown upon a semiconductor substrate 12 on a semiconductor structure 10. Semiconductor substrate 12 can be substantially composed of silicon. Following growth of pad oxide 14, a nitride layer 16 is deposited over semiconductor substrate 12. Figure 2A illustrates deposition of nitride layer 16 upon pad oxide 14.

Figure 3A illustrates a step in the formation of an isolation trench by the method of the present invention. Nitride layer 16 is patterned with a mask 20. An anisotropic etch selectively removes portions of nitride layer 16. Figure 3A illustrates the result of etching with the use of mask 20, wherein nitride layer 16 has formed an insulator island 22, as seen in Figure 4A. Insulator island 22 is patterned over and protects future or current active areas (not pictured) in semiconductor substrate 12 during isolation trench processing. Following etch of nitride layer 16, mask 20 is removed.

1 Figure 4A illustrates further processing of the structure depicted in Figure 3A,
2 wherein an insulation film 26 has been deposited upon insulator island 22 and exposed
3 portions of pad oxide 14. Insulation film 26 can be an oxide such as silicon dioxide, and can
4 be formed for example by decomposition of tetraethyl ortho silicate (TEOS). Insulation
5 film 26 may also be formed by a plasma enhanced chemical vapor deposition (PECVD)
6 process so as to deposit a nitride layer such as Si_3N_4 or equivalent. When insulation film 26
7 is a nitride layer, insulator island 22 would be selected to be composed of a substantially
8 different material, such as an oxide. Formation of substantially different materials between
9 insulator island 22 and insulation film 26 facilitate selective etchback or selective mechanical
10 planarization such as chemical-mechanical polishing (CMP) in the inventive method of
11 forming an isolation trench.

12 Following deposition of insulation film 26, a spacer etch and an isolation trench etch
13 are carried out. The spacer etch and the isolation trench etch can be carried out with a single
14 etch recipe that is selective to insulation film 26. Alternatively, the spacer etch and the
15 isolation trench etch can be carried out with two etch recipes. As such, the first etch etches
16 insulation film 26 in a spacer etch that forms a spacer 28 seen in Figure 5A. The second
17 etch, or isolation trench etch, has an etch recipe that is selective to spacer 28 and insulator
18 island 22, and anisotropically etches an isolation trench 32 having a side wall 50 in
19 semiconductor substrate 12.

20 Spacer 28 may facet during the spacer etch such that a substantially linear spacer
21 profile is achieved. Spacer 28 adds the advantage to the inventive process of extending the
22 lateral dimension of the active area that is to be formed within semiconductor substrate 12
23 immediately beneath insulator island 22. Because spacer 28 takes up lateral space that would
24 otherwise be available for isolation trench 32, isolation trench 32 is made narrower and the
25 active area that is to be formed within semiconductor substrate 12 is made wider.

Following the formation of isolation trench 32, sidewall 50 of isolation trench 32 has optionally formed thereon an insulation liner 30. For example, thermal oxidation of sidewall 50 will form insulation liner 30 within isolation trench 32. Insulation liner 30 will preferably be substantially composed of silicon dioxide. In Figure 5A it can be seen that, following thermal oxidation of sidewall 50 to form insulation liner 30 within isolation trench 32, semiconductor substrate 12 forms a rounded edge at the top of isolation trench 32. Rounding of the top of semiconductor substrate 12 at the corners of isolation trench 32 provides an added advantage of further isolating semiconductor substrate 12 immediately beneath insulator island 22; thereby an active area that will form in semiconductor substrate 12 immediately under insulator island 22 will be further isolated. The feature of rounding of the corners of semiconductor substrate 12 at the tops of isolation trenches 32 as depicted in Figures 5A and 5B is presupposed in all embodiments of the present invention as a preferred alternative.

Another method of forming insulation liner 30 is CVD of a dielectric material, or a dielectric material precursor that deposits preferentially upon sidewall 50 of isolation trench 32. The material of which insulation liner 30 is substantially composed may be particularly resistant to further etching, cleaning, or other processing conditions.

Insulation liner 30 may be substantially composed of a nitride such as Si_3N_4 , or an equivalent, and can be selectively formed upon sidewall 50 of isolation trench 32. When semiconductor substrate 12 immediately adjacent to isolation trench 32 is a doped monocrystalline silicon that forms, for example, an active area for a transistor source/drain region, oxidation is avoided therein by insulation liner 30. Insulation liner is preferably substantially composed of Si_3N_4 or a non-stoichiometric variant which seals sidewall 50 so as to prevent encroachment of oxide into semiconductor substrate 12.

Following formation of insulation liner 30, ion implantation is optionally carried out to form a doped trench bottom 34 at the bottom of isolation trench 32. For example, if

semiconductor wafer 10 comprises an N-doped silicon substrate, implantation of P-doping materials at the bottom of isolation trench 32 will form a P-doped trench bottom 34. Ion implantation may be carried out in a field implantation mode. If a complementary metal oxide semiconductor (CMOS) is being fabricated, however, masking of complimentary regions of semiconductor substrate 12 is required in order to achieve the differential doping thereof. For an N-doped silicon substrate, a high breakdown voltage may be achieved by P-doping. A low breakdown voltage may achieved by N-doping, and an intermediate breakdown voltage may be achieved by no doping. Because the present invention relates to formation of isolation trenches, P-doping in an N-well region, or N-doping in a P-well region are preferred.

Preferably, implantation of P-doping ions is carried out to form doped trench bottom 34 in a direction that is substantially orthogonal to the plane of pad oxide 14. Slightly angled implantation of P-implantation ions may be carried out to enrich or broaden the occurrence of P-doping ions in doped trench bottom 34 at the bottom of isolation trench 32. If P-doping is carried out where semiconductor substrate 12 is N-doped, care must be taken not to dope through insulation liner 30 on sidewall 50 near pad oxide 14, which may cause detrimental deactivation of active areas (not shown) in semiconductor substrate 12.

Following optional implantation of doping ions, it may be desirable, depending upon the intended shape and design of the isolation trench, to remove all or a portion of spacer 28. The isolation trench formed by the inventive method, however, will preferably include at least a portion of spacer 28 that extends away from the isolation trench 32.

As seen in Figure 6A, isolation trench 32 is filled by an isolation film 36 which also is formed upon insulator island 22. Isolation film 36 can formed by a deposition process using, for example, TEOS as a precursor.

An optional processing step of the inventive method is to fuse together spacer 28, pad oxide 14, and isolation film 36. The processing technique for such fusion is preferably a heat

1 treatment of semiconductor structure 10. If such fusion is contemplated, it is also desirable
2 that spacer 28, pad oxide 14, and isolation film 36 all be composed of substantially the same
3 material, as fusion is best facilitated with common materials.

4 It is preferable, at some point in fabrication of the isolation trench, to densify the fill
5 material of the isolation trench. Densification is desirable because it helps to prevent
6 separation of materials in contact with the fill material. As seen in Figure 6A, densification
7 will prevent isolation film 36 from separating at interfaces with spacer 28, pad oxide
8 layer 14, and insulation liner 30. It is preferable to perform densification of isolation film 36
9 immediately following its deposition. Depending upon the specific application, however,
10 densification may be carried out at other stages of the process. For example, densification
11 of isolation film 36 by rapid thermal processing (RTP) may make either etchback or CMP
12 more difficult. As such, it is preferable to densify later in the fabrication process, such as
13 after planarizing or etchback processing.

14 Figure 7A illustrates a subsequent step of formation of the isolation trench wherein
15 insulator island 22, spacer 28, and isolation film 36 are planarized to a common co-planar
16 first upper surface 38. First upper surface 38 will preferably be formed by a CMP or
17 etchback process. Preferably, planarization will be selective to isolation film 36, and
18 relatively slightly selective to insulator island 22, such as by a factor of about one half. A
19 first preferred selectivity of an etch recipe used in the inventive method is in the range of
20 about 1:1 to about 2:1, selective to isolation film 36 as compared to insulator island 22. A
21 more preferred selectivity is in the range of about 1.3:1 to about 1.7:1. A most preferred
22 selectivity is about 1.5:1. Planarization also requires the etch recipe to be slightly selective
23 to spacer 28 over insulator island 22. Preferably spacer 28 and isolation film 36 are made
24 from the same material such that the etch will be substantially uniform as to the selectivity
25 thereof with respect to spacer 28 and isolation film 36 over insulator island 22.

1 First upper surface 38 is illustrated as being substantially planar in Figure 7A. It will
2 be appreciated by one of ordinary skill in the art that first upper surface 38 will form a
3 nonplanar profile or topography depending upon the selectivity of the etch recipe or of the
4 chemical used in a planarization technique such as CMP. For example, where reduced island
5 52 is formed from a nitride material and isolation film is formed from an oxide material, first
6 upper surface 38 would undulate as viewed in cross section with more prominent structures
7 being the result of an etch or planarization technique more selective thereto.

8 In Figure 7A, reduced island 52 has been formed from insulator island 22.
9 Additionally, portions of isolation film 36 and spacer 28 remain after planarization. Reduced
10 island 52 preferably acts as a partial etch stop.

11 Figure 8A illustrates the results of removal of reduced island 52. Reduced island 52
12 is preferably removed with an etch that is selective to isolation film 36 and spacer 28, leaving
13 an isolation structure 48 that extends into and above isolation trench 32, forming a nail
14 shaped structure having a head 54 extending above and away from isolation trench 32 upon
15 an oxide layer 44. The future or current active area of semiconductor substrate 12, which
16 may be at least partially covered over by head 54, is substantially prevented from a
17 detrimental charge and current leakage by head 54.

18 Phantom lines 60 in Figure 8A illustrate remnants of pad oxide layer 14, insulation
19 liner 30, and spacer 28 as they are optionally thermally fused with isolation film 36 to form
20 isolation structure 48. Isolation structure 48, illustrated in Figure 8A, comprises a trench
21 portion and a flange portion which together, when viewed in cross section, form the shape
22 of a nail.

23 The trench portion of isolation structure 48 is substantially composed of portions of
24 isolation film 36 and insulation liner 30. The trench portion intersects the flange portion at
25 a second upper surface 40 of semiconductor substrate 12 as seen in Figure 8A. The trench
26 portion also has two sidewalls 50. Figure 8A shows that the trench portion is substantially

parallel to a third upper surface 42 and sidewalls 50. The flange portion is integral with the trench portion and is substantially composed of portions of pad oxide layer 14, spacer 28, and isolation film 36. The flange portion has a lowest region at second upper surface 40 where the flange portion intersects the trench portion. The flange portion extends above second upper surface 40 to third upper surface 42 seen in Figure 8A. Upper surfaces 40, 42 are substantially orthogonal to two flange sidewalls 64 and sidewall 50. The flange portion is substantially orthogonal in orientation to the trench portion. The flange portion may also include a gate oxide layer 44 after gate oxide layer 44 is grown.

Following formation of isolation structure 48, it is often useful to remove pad oxide 14, seen in Figure 8A, due to contamination thereof during fabrication of isolation structure 48. Pad oxide 14 can become contaminated when it is used as an etch stop for removal of reduced island 52. For example, pad oxide 14 may be removed by using aqueous HF to expose second upper surface 40. A new oxide layer, gate oxide layer 44, may then be formed on upper surface 40 having third upper surface 42.

Semiconductor structure 10 may be implanted with ions as illustrated by arrows seen in Figure 8A. This implantation, done with N-doping materials in an N-well region, for example, is to enhance the electron conductivity of the active area (not shown) of semiconductor substrate 12. Either preceding or following removal of pad oxide 14 seen in Figure 8A, an enhancement implantation into the active area of semiconductor substrate 12 may be carried out, whereby preferred doping ions are implanted on either side of isolation structure 48.

Ion implantation into semiconductor substrate 12 to form active areas, when carried out with isolation structure 48 in place, will cause an ion implantation concentration gradient to form in the region of semiconductor substrate 12 proximate to and including second upper surface 40. The gradient will form within semiconductor substrate 12 near second upper surface 40 and immediately beneath the flange sidewalls 64 as the flange portion of isolation

1 structure 48 will partially shield semiconductor substrate 12 immediately therebeneath.
2 Thus, an ion implant gradient will form and can be controlled in part by the portion of
3 semiconductor substrate 12 that is covered by head 54.

4 Gate oxide layer 44 is formed upon second upper surface 40 after pad oxide 14 has
5 been removed to form portions of third upper surface 42. The entirety of third upper
6 surface 42 includes head 54 of isolation structure 48 as it extends above gate oxide layer 44
7 and gate oxide layer 44.

8 In a variation of the first embodiment of the present invention, the structure illustrated
9 in Figure 6A is planarized by use of a single etchback process. The single etchback uses an
10 etch recipe that has a different selectivity for insulator island 22 than for isolation film 36.
11 In this alternative embodiment, spacer 28, dielectric film 36, and pad oxide 14 are composed
12 of substantially the same material. Insulator island 22 has a composition different from that
13 of isolation film 36. For example, isolation film 36 and spacer 28 are composed of SiO_2 , and
14 insulator island 22 is composed of silicon nitride.

15 The etch recipe for the single etchback is chosen to be selective to isolation film 36
16 such that, as upper surface 58 of isolation film 36 recedes toward pad oxide 14 and
17 eventually exposes insulator island 22 and spacer 28, insulator island 22 has a greater
18 material removal rate than spacer 28 or isolation film 36. As such, a final isolation
19 structure 48 illustrated in Figure 9A is achieved. Pad oxide 14 acts as an etch stop for this
20 etch recipe. A residual depression of isolation film 36 may appear centered over filled
21 isolation trench 32. A depression would be created, centered above isolation trench 32,
22 during the filling of isolation trench 32 with isolation film 36, as seen in Figure 6A. Where
23 a depression is not detrimental to the final isolation structure 48 as illustrated in Figure 9A,
24 this selective etch recipe alternative may be used.

25 Semiconductor structure, as illustrated in Figure 9A, can be seen to have a
26 substantially continuous isolation structure substantially covering semiconductor

1 substrate 12. An upper surface 42a of isolation structure 48 includes the head portion or nail
2 head 54. Semiconductor substrate 12 is covered at an upper surface 42b by either a pad
3 oxide layer or a gate oxide layer. Another upper surface 42c comprises the upper surface of
4 the pad oxide layer or gate oxide layer.

5 A starting structure for an example of a second embodiment of the present invention
6 is illustrated in Figure 2B. In Figure 2B, pad oxide layer 14 is grown upon semiconductor
7 substrate 12 and a polysilicon layer 18 is deposited upon pad oxide layer 14. This
8 embodiment of the present invention parallels the processing steps of the first embodiment
9 with the additional processing that takes into account the use of polysilicon layer 18.

10 Figure 3B illustrates etching through nitride layer 16 and polysilicon layer 18 to stop
11 on pad oxide layer 14. The etch creates both an insulator island 22 and a polysilicon
12 island 24 formed, respectively, from nitride layer 16 and polysilicon layer 18.

13 Figure 4B illustrates further processing of the structure depicted in Figure 3B,
14 wherein insulation film 26 has been deposited upon insulator island 22, laterally exposed
15 portions of polysilicon island 24, and exposed portions of pad oxide layer 14. Following
16 deposition of insulation film 26, a spacer etch and an isolation trench etch are carried out
17 similarly to the spacer etch and isolation trench etch carried out upon semiconductor
18 structure 10 illustrated in Figure 5A.

19 Figure 5B illustrates the results of both the spacer etch and the isolation trench etch
20 and optional implantation of isolation trench 32 to form doped well 34 analogous to doped
21 trench bottom 34 illustrated in Figure 5A. Formation of insulation liner 30 within isolation
22 trench 32 preferentially precedes implantation to form doped trench bottom 34. Following
23 optional implantation of doping ions, full or partial removal of spacer 28 may optionally be
24 performed as set forth above with respect to the first embodiment of the invention.

25 Figure 6B illustrates a subsequent step in fabrication of an isolation trench according
26 to the second embodiment of the inventive method, wherein isolation film 36 is deposited

1 both within isolation trench 32, and over both of insulator island 22 and spacer 28. As set
2 forth above, densification of isolation film 36 is a preferred step to be carried out either at
3 this stage of fabrication or at a subsequent selective stage. Planarization or etchback of
4 isolation film 36 is next carried out as set forth in the first embodiment of the present
5 invention, and as illustrated in Figure 7B.

6 The process of planarization or etchback of isolation film 36 reduces insulator
7 island 22 to form reduced island 52 as illustrated in Figure 7B. Next, additional selective ion
8 implantations can be made through polysilicon island 24 and into the active area of
9 semiconductor substrate 12 that lies beneath polysilicon island 24.

10 In Figure 8B, it can be seen that spacer 28 has a top surface that is co-planar with
11 third upper surface 42 of isolation structure 48 after planarization. Polysilicon island 24 and
12 spacer 28 are formed as shown seen in Figure 8B. Removal of spacer 28 from the structures
13 illustrated in Figure 8B can be accomplished by patterning and etching with a mask that
14 covers head 54 that extends above and away from isolation trench 32 seen in Figure 8B. The
15 etching process exposes a surface on semiconductor substrate 12 upon which a gate oxide
16 layer is deposited or grown.

17 To form the structure seen in Figure 9B, semiconductor structures 10 of Figures 7B
18 or 8B are subjected to implantation of semiconductor substrate 12 with ions. Semiconductor
19 structure 10 is then subjected to a heat treatment so as to fuse together isolation film 36,
20 optional pad oxide layer 14, insulation liner 60, and spacer 28 into an integral filled isolation
21 trench.

22 Subsequent to the process illustrated in Figures 6A-8A and 6B-9B a final thermal
23 treatment, or subsequent thermal treatments, can be performed. Heat treatment may cause
24 isolation structure 48 to be wider proximal to upper surface 42 than proximal to doped trench
25 bottom 34. When so shaped, an unoxidized portion of the active area of semiconductor
26 substrate 12 that forms sidewall 50 would have a trapezoidal shape when viewed in cross

1 section, where the widest portion is upper surface 40 and the narrowest portion is at doped
2 trench bottom 34. Where a trapezoidal shape of the trench portion causes unwanted
3 encroachment into the active area of semiconductor substrate 12, the optional formation of
4 insulation liner 30 from a nitride material or equivalent is used to act as an oxidation barrier
5 for sidewall 50. Semiconductor structure 10 is illustrated in Figure 9B as being implanted
6 by doping ions, as depicted with downwardly-directed arrows. Following a preferred
7 implantation, thermal processing may be carried out in order to achieve dopant diffusion near
8 upper surface 42b of implanted ions residing within semiconductor substrate 12. Due to
9 head 54 extending onto semiconductor substrate 12, a doping concentration gradient can be
10 seen between the active area 53a and the active area 53b. The starting and stopping point of
11 the doping concentration gradient in relation to flange sidewalls 64 will depend upon the
12 duration and temperature of a thermal treatment.

13 The present invention may be carried out wherein spacer 28 and isolation film 36 are
14 substantially composed of the same oxide material, and insulator island 22 is substantially
15 composed of a nitride composition. Other compositions may be chosen wherein etch
16 selectivity or CMP selectivity slightly favors insulator island 22 over both spacer 28 and
17 isolation film 36. The specific selection of materials will depend upon the application during
18 fabrication of the desired isolation trench.

19 The present invention may be embodied in other specific forms without departing
20 from its spirit or essential characteristics. The described embodiments are to be considered
21 in all respects only as illustrated and not restrictive. The scope of the invention is, therefore,
22 indicated by the appended claims and their combination in whole or in part rather than by the
23 foregoing description. All changes that come within the meaning and range of equivalency
24 of the claims are to be embraced within their scope.

25 What is claimed and desired to be secured by United States Letters Patent is:
26

- 1 1. A method of forming and filling an isolation trench comprising:
2 forming an oxide layer upon a semiconductor substrate;
3 forming a first dielectric layer upon said oxide layer;
4 selectively removing said first dielectric layer to expose said oxide layer;
5 forming a second dielectric layer substantially conforming over said oxide
6 layer and said first dielectric layer;
7 selectively removing a portion of said second dielectric layer to form a spacer
8 from said second dielectric layer that is situated upon said oxide layer and in contact
9 with said first dielectric layer;
10 forming an isolation trench extending below said oxide layer into said
11 semiconductor substrate adjacent to and below said spacer; and
12 filling said isolation trench with a conformal layer, said conformal layer
13 extending above said oxide layer in contact with said spacer.
14
- 15 2. A method of forming and filling an isolation trench according to Claim 1,
16 further comprising, prior to filling said isolation trench with said conformal layer, forming
17 a liner upon a sidewall of said isolation trench that extends from an interface thereof with
18 said pad oxide layer to the termination of said isolation trench within said semiconductor
19 substrate.
20
- 21 3. A method of forming and filling an isolation trench according to Claim 2,
22 wherein said a liner is a thermally grown oxide of said semiconductor substrate.
23
- 24 4. A method of forming and filling an isolation trench according to Claim 2,
25 wherein forming said liner upon said sidewall of said isolation trench comprises deposition
26 of a composition of matter.

5. A method of forming and filling an isolation trench according to Claim 1, further comprising forming doped region below the termination of said isolation trench within said semiconductor substrate.

6. A method of forming and filling an isolation trench according to Claim 1, further comprising planarizing said conformal layer and said spacer to form a substantially planar upper surface.

7. A method of forming and filling an isolation trench according to Claim 6, wherein said substantially planar upper surface is formed by chemical mechanical planarization.

8. A method of forming and filling an isolation trench according to Claim 1, further comprising selectively removing:

said conformal layer and said spacer to form an upper surface, said upper surface being substantially formed from said conformal layer and said spacer and being situated above said pad oxide layer; and

substantially all of said first dielectric layer in contact with both said spacer and said pad oxide layer.

9. A method of forming and filling an isolation trench according to Claim 8,
further comprising:

removing said pad oxide layer upon a portion of a surface of said
semiconductor substrate; and

forming a gate oxide layer upon said portion of said surface of said
semiconductor substrate.

10. A method of forming and filling an isolation trench according to Claim 8,
wherein said upper surface is formed in an etch using an etch recipe that etches said first
dielectric layer faster than said conformal layer and said spacer by a ratio in a range from of
about 1:1 to about 2:1.

11. A method of forming and filling an isolation trench according to Claim 10,
wherein said ratio is in a range from about 1.3:1 to about 1.7:1.

12. A method of forming and filling an isolation trench according to Claim 10,
wherein said ratio is about 1.5:1.

13. A method of forming and filling an isolation trench according to Claim 8,
wherein said upper surface is formed by the steps comprising:

chemical mechanical planarization, wherein said conformal layer, said spacer,
and said second dielectric layer to form a substantially planar first upper surface; and

an etch that forms a second upper surface, said second upper surface being
situated above said pad oxide layer.

14. A method of forming and filling an isolation trench according to Claim 13, wherein said etch uses an etch recipe that etches said first dielectric layer faster than said conformal layer and said spacer by a ratio in a range from about 1:1 to about 2:1.

15. A method of forming and filling an isolation trench according to Claim 13, wherein said ratio in a range from about 1.3:1 to about 1.7:1.

16. A method of forming and filling an isolation trench according to Claim 13, wherein said ratio is about 1.5:1.

17. A method of forming and filling an isolation trench comprising:
forming an oxide layer upon a semiconductor substrate;
forming a silicon nitride layer upon said oxide layer;
selectively removing said silicon nitride layer to expose said oxide layer;
forming a first silicon dioxide layer substantially conformal over said oxide
layer and over said silicon nitride layer;
selectively removing said first silicon dioxide layer to form a spacer from said
first silicon dioxide layer that is situated upon said oxide layer and that is contact
with said silicon nitride layer;
forming an isolation trench extending below said oxide layer into and
terminating within said semiconductor substrate adjacent to and below said spacer;
forming an electrically active region below the termination of said isolation
trench within said semiconductor substrate;
forming a liner upon a sidewall of said isolation trench that extends from an
interface thereof with said oxide layer to the termination of said isolation trench
within said semiconductor substrate;
filling said isolation trench with a second silicon dioxide layer, said second
silicon dioxide layer extending above said oxide layer in contact with said spacer;
and

selectively removing said second silicon dioxide layer and said spacer to form
an upper surface, said upper surface being substantially formed from said second
silicon dioxide layer and said spacer and being situated above said pad oxide layer.

18. A method of forming and filling an isolation trench according to Claim 17,
wherein said a liner is a thermally grown oxide of said semiconductor substrate.

1 19. A method of forming and filling an isolation trench according to Claim 17,
2 wherein said liner is substantially composed of silicon nitride.

3
4 20. A method of forming and filling an isolation trench according to Claim 18,
5 further comprising:

6 removing said oxide layer upon a portion of a surface of said semiconductor
7 substrate; and

8 forming a gate oxide layer upon said portion of said surface of said
9 semiconductor substrate.

21. A method of forming an isolation trench comprising:
forming an oxide layer upon a semiconductor substrate;
forming a polysilicon layer upon said oxide layer;
forming a first dielectric layer upon said polysilicon layer;
selectively removing said first dielectric layer and said polysilicon layer to
expose said oxide layer;
forming a second dielectric layer substantially conformably over said oxide
layer, said polysilicon layer, and said first dielectric layer;
selectively removing said second dielectric layer to form a spacer from said
second dielectric layer that is upon said oxide layer and that is in contact with both
said polysilicon layer and said first dielectric layer;
forming an isolation trench extending below said oxide into and terminating
within said semiconductor substrate adjacent to and below said spacer; and
filling said isolation trench with a substantially conformal third layer, said
third layer extending above said oxide layer in contact with said spacer.

22. A method of forming and filling an isolation trench according to Claim 21,
further comprising, prior to filling said isolation trench with said third layer, forming a liner
upon a sidewall of said isolation trench that extends from an interface thereof with said oxide
layer to the termination of said isolation trench within said semiconductor substrate, and
wherein said third layer is substantially composed of an electrically conductive material.

23. A method of forming and filling an isolation trench according to Claim 22,
wherein said a liner is a thermally grown oxide of said semiconductor substrate.

1 24. A method of forming and filling an isolation trench according to Claim 22,
2 wherein forming said liner upon said sidewall of said isolation trench comprises deposition
3 of a composition of matter.

4
5 25. A method of forming and filling an isolation trench according to Claim 21,
6 further comprising forming a doped region below the termination of said isolation trench
7 within said semiconductor substrate.

8
9 26. A method of forming and filling an isolation trench according to Claim 21,
10 further comprising planarizing said third layer and said spacer to form a substantially planar
11 upper surface.

12
13 27. A method of forming and filling an isolation trench according to Claim 26,
14 wherein said substantially planar upper surface is formed by chemical mechanical
15 planarization.

16
17 28. A method of forming and filling an isolation trench according to Claim 21,
18 further comprising selectively removing said third layer, said spacer, and said first dielectric
19 layer to form an upper surface, said upper surface being substantially formed from said third
20 layer, said spacer, and said first dielectric layer.

29. A method of forming and filling an isolation trench according to Claim 21,
further comprising:

selectively removing said third layer, said spacer, and substantially all of said
polysilicon layer and said first dielectric layer that is in contact with said spacer;

removing said oxide layer upon a portion of a surface of said semiconductor
substrate;

forming a gate oxide layer upon said portion of said surface of said
semiconductor substrate;

forming a layer substantially composed of polysilicon upon said gate oxide
layer in contact with said spacer; and

selectively removing said third layer, said spacer and said layer substantially
composed of polysilicon to form an upper surface, said upper surface being
substantially formed from said third layer, said spacer, and said polysilicon layer, and
being situated above said oxide layer.

30. A method of forming and filling an isolation trench according to Claim 29,
wherein said upper surface is formed in an etch using an etch recipe that etches said first
dielectric layer faster than said third layer and said spacer by a ratio in a range from of
about 1:1 to about 2:1.

31. A method of forming and filling an isolation trench according to Claim 30,
wherein said ratio is in a range from about 1.3:1 to about 1.7:1.

32. A method of forming and filling an isolation trench according to Claim 30,
wherein said ratio is about 1.5:1.

1 33. A method of forming and filling an isolation trench according to Claim 28,
2 wherein said upper surface is formed by the steps comprising:

3 chemical mechanical planarization, wherein said third layer, said spacer, and
4 said second dielectric layer to form a substantially planar first upper surface; and
5 an etch that forms a second upper surface, said second upper surface being
6 situated above said oxide layer.

7
8 34. A method of forming and filling an isolation trench according to Claim 33,
9 wherein said etch uses an etch recipe that etches said first dielectric layer faster than said
10 third layer and said spacer by a ratio in a range from about 1:1 to about 2:1.

11
12 35. A method of forming and filling an isolation trench according to Claim 33,
13 wherein said ratio in a range from about 1.3:1 to about 1.7:1.

14
15 36. A method of forming and filling an isolation trench according to Claim 33,
16 wherein said ratio is about 1.5:1.

17
18
19
20
21
22
23
24
25
26

1 37. A method of forming and filling an isolation trench comprising:
2 forming a pad oxide layer upon a semiconductor substrate;
3 forming a polysilicon layer upon said oxide layer;
4 forming a silicon nitride layer upon said polysilicon layer;
5 selectively removing said silicon nitride layer and said polysilicon layer to
6 expose said oxide layer;
7 forming a first silicon dioxide layer substantially conformably over said oxide
8 layer and over said silicon nitride layer;
9 selectively removing said first silicon dioxide layer to form a spacer from said
10 first silicon dioxide layer that is situated upon said oxide layer and that is contact
11 with said silicon nitride layer and said polysilicon layer;
12 forming an isolation trench extending below said oxide layer into and
13 terminating within said semiconductor substrate adjacent to and below said spacer;
14 forming a doped region below the termination of said isolation trench within
15 said semiconductor substrate;
16 forming a liner upon a sidewall of said isolation trench that extends from an
17 interface thereof with said oxide layer to the termination of said isolation trench
18 within said semiconductor substrate;
19 filling said isolation trench with a second layer, said second layer extending
20 above said oxide layer in contact with said spacer; and
21 selectively removing said second layer and said spacer to form an upper
22 surface, said upper surface being substantially formed from said second layer and
23 said spacer and being situated above said oxide layer.
24
25
26

38. A method of forming and filling an isolation trench according to Claim 37, wherein said liner is a thermally grown oxide of said semiconductor substrate, and wherein said second layer is substantially composed on an electrically conductive material.

39. A method of forming and filling an isolation trench according to Claim 37, wherein said liner is substantially composed of silicon nitride, and wherein said second layer is substantially composed on an electrically conductive material.

40. A method of forming and filling an isolation trench according to Claim 37, further comprising:

selectively removing said second layer, said spacer, and substantially all of said polysilicon layer and said silicon nitride layer that is in contact with said spacer;

removing said oxide layer upon a portion of a surface of said semiconductor substrate;

forming a gate oxide layer upon said portion of said surface of said semiconductor substrate; and

forming a layer substantially composed of polysilicon upon said gate oxide layer in contact with said spacer, and

selectively removing said layer substantially composed of polysilicon to form a portion of said upper surface.

- 1 41. An isolation trench structure comprising:
2 a semiconductor substrate having an oxide layer thereon;
3 a polysilicon layer upon said oxide layer;
4 a first layer upon said polysilicon layer;
5 a spacer substantially composed of a dielectric material upon said oxide layer
6 in contact with said first layer and said polysilicon layer;
7 an isolation trench extending below said oxide layer into and terminating
8 within said semiconductor substrate adjacent to and below said spacer;
9 a second layer filling said isolation trench and extending above said oxide
10 layer in contact with said spacer; and
11 an upper surface formed from said second layer and said spacer and being
12 situated above said oxide layer.
- 13
- 14 42. An isolation trench structure as defined in Claim 41, wherein:
15 said first layer is substantially composed of a dielectric material; and
16 said second layer is substantially composed of a dielectric material;
17
- 18 43. An isolation trench structure as defined in Claim 41, further comprising:
19 a liner upon a sidewall of said isolation trench that extends from an interface
20 thereof with said oxide layer to the termination of said isolation trench within said
21 semiconductor substrate.
- 22
- 23 44. An isolation trench structure as defined in Claim 43, wherein:
24 said liner is substantially composed of a dielectric material; and
25 said second layer is substantially composed of an electrically conductive
26 material.

1 45. An isolation trench structure as defined in Claim 41, further comprising:
2 a doped region below the termination of said isolation trench within said
3 semiconductor substrate.
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26

- 1 46. An isolation trench structure comprising:
2 a semiconductor substrate having an oxide layer thereon;
3 a first layer upon said oxide layer;
4 a spacer substantially composed of a dielectric material upon said oxide layer
5 in contact with said first layer;
6 an isolation trench extending below said oxide layer into and terminating
7 within said semiconductor substrate adjacent to and below said spacer;
8 a second layer filling said isolation trench and extending above said oxide
9 layer in contact with said spacer; and
10 an upper surface formed from said second layer and said spacer and being
11 situated above said oxide layer.
12
13 47. An isolation trench structure as defined in Claim 46, wherein:
14 said first layer is substantially composed of a dielectric material; and
15 said second layer is substantially composed of a dielectric material;
16
17 48. An isolation trench structure as defined in Claim 46, further comprising:
18 a liner upon a sidewall of said isolation trench that extends from an interface
19 thereof with said oxide layer to the termination of said isolation trench within said
20 semiconductor substrate.
21
22 49. An isolation trench structure as defined in Claim 48, wherein:
23 said liner is substantially composed of a dielectric material; and
24 said second layer is substantially composed of an electrically conductive
25 material.
26

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26

50. An isolation trench structure as defined in Claim 46, further comprising:
an electrically active region below the termination of said isolation trench
within said semiconductor substrate.

ABSTRACT OF THE INVENTION

The present invention relates to a method for forming an isolation trench structure in a semiconductor substrate without causing deleterious topographical depressions in the upper surface thereof which cause current and charge leakage to an adjacent active area. The inventive method forms a pad oxide upon a semiconductor substrate, and then forms a nitride layer on the pad oxide. The nitride layer is patterned with a mask and etched to expose a portion of the pad oxide layer and to protect an active area in the semiconductor substrate that remains covered with the nitride layer. A second dielectric layer is formed substantially conformably over the pad oxide layer and the remaining portions of the first dielectric layer. A spacer etch is then carried out to form a spacer a from the second dielectric layer. The spacer is in contact with the remaining portion of the first dielectric layer. An isolation trench etch follows the spacer etch. An optional thermal oxidation of the surfaces in the isolation trench may be performed, which may optionally be followed by doping of the bottom of the isolation trench to further isolate neighboring active regions on either side of the isolation trench. A conformal layer is formed substantially conformably over the spacer, over the remaining portions of the first dielectric layer, and substantially filling the isolation trench. Planarization of the conformal layer follows, either by CMP or by etchback or by a combination thereof. An isolation trench filled with a structure results. The resulting structure has a flange and shaft, the cross section of which has a nail shape in cross section.

G:\DATA\PAT\11675119.PAT